Login / Signup
A high performance, area efficient TTA-like vertex shader architecture with optimized floating point arithmetic unit for embedded graphics applications.
Yisong Chang
Jizeng Wei
Wei Guo
Jizhou Sun
Published in:
Microprocess. Microsystems (2013)
Keyphrases
</>
high efficiency
floating point
floating point arithmetic
real time
embedded systems
management system
efficient implementation
data processing