Login / Signup
Performance Characterization and Design Guidelines for Efficient Processor-FPGA Communication in Cyclone V FPSoCs.
Roberto Fernandez Molanes
Juan J. Rodríguez-Andina
José Fariña Rodríguez
Published in:
IEEE Trans. Ind. Electron. (2018)
Keyphrases
</>
high speed
design guidelines
single chip
case study