Login / Signup

A 10-GB/s SONET-compliant CMOS transceiver with low crosstalk and intrinsic jitter.

Heinz WerkerStephan MechnigChristophe HoluigueChristian EbnerGerhard MittereggerErnesto RomaniFrédéric RogerThomas BlonMichael MoyalMarcello VenaAndrea MelodiaJohn FisherGrégoire Le Grand de MerceyHeribert Geib
Published in: IEEE J. Solid State Circuits (2004)
Keyphrases
  • high speed
  • single chip
  • low cost
  • power consumption
  • ultra low power
  • computer simulation
  • neural network
  • image processing
  • computational complexity
  • low power
  • geometric structure
  • high levels
  • correlation analysis