Login / Signup

Time delay estimation in the presence of clock frequency error.

Sen ZhongWei XiaZishu HeJinfeng HuJun Li
Published in: ICASSP (2014)
Keyphrases
  • parallel architecture
  • clock frequency
  • real time
  • general purpose
  • data processing
  • power consumption