Login / Signup
A pure hardware-driven scheduler for enhancing bank-level parallelism in a persistent memory controller.
Dongliang Xue
Linpeng Huang
Chentao Wu
Published in:
Future Gener. Comput. Syst. (2020)
Keyphrases
</>
level parallelism
memory bandwidth
multi core processors
instruction set
real time
low cost
parallel processing
hardware and software
computing power
parallel programming
computational power
hardware implementation
computing systems
massively parallel
memory management
embedded systems
database management systems