Login / Signup
Hierarchical temporal memory implementation on FPGA using LFSR based spatial pooler address space generator.
Madis Kerner
Kalle Tammemäe
Published in:
DDECS (2017)
Keyphrases
</>
hierarchical temporal memory
address space
hardware implementation
high speed
operating system
spatial relations