Login / Signup

A 5.4 Gb/s clock and data recovery circuit using the seamless loop transition scheme without phase noise degradation.

Won-Young LeeLee-Sup Kim
Published in: ISCAS (2011)
Keyphrases