Login / Signup

An Iterative Algorithm and Low Complexity Hardware Architecture for Fast Acquisition of Long PN Codes in UWB Systems.

On Wa YeungKeith M. Chugg
Published in: J. VLSI Signal Process. (2006)
Keyphrases
  • low complexity
  • hardware architecture
  • computational complexity
  • computer vision
  • lower complexity
  • neural network
  • pattern recognition
  • np hard
  • low cost
  • efficient implementation
  • hardware implementation
  • bit plane