A Novel Implementation of Ternary Decoder Using CMOS DPL Binary Gates.

Ramzi A. Jaber Ahmad Elhajj Lina A. Nimri Ali Haidar

Published in: ACIT (2018)

Keyphrases

power consumption
circuit design
low cost
high speed
neural network
multi class
constraint satisfaction problems
implementation details
cmos technology