A Methodology for the Design of MOS Current-Mode Logic Circuits.

Giuseppe Caruso Alessio Macchiarella

Published in: IEICE Trans. Electron. (2010)

Keyphrases

logic circuits
design methodology
functional decomposition
low power
gate array
real time
image processing
image segmentation
conceptual model
efficient implementation
logic synthesis