Login / Signup
Transforming Natural Language Specifications to Logical Forms for Hardware Verification.
Rahul Krishnamurthy
Michael S. Hsiao
Published in:
ICCD (2020)
Keyphrases
</>
natural language
written in natural language
automated verification
concurrent systems
model checking
formal verification
hardware designs
logical formulas
bounded model checking
model checker
formal language
low cost
formal specification
real time
asynchronous circuits
hardware and software
protocol specification
natural language interface
machine learning
question answering
temporal logic
natural language processing
semantic interpretation
semantic analysis
face verification
high level
controlled natural language
hardware implementation
conceptual graphs
signature verification
language processing
hardware design
dialogue system
natural language generation
natural language understanding
semantic representation
information extraction
distributed systems
computing systems
logical operations
verification method
functional requirements
computing power