Login / Signup

Design and FPGA Implementation of High-Speed Area and Power Efficient 64-bit Modified Dual CLCG based Pseudo Random Bit Generator.

Krishna Sai Tarun RamapragadaAjith Kumar Reddy NetlaPavan Kalyan ChattadaBhaskar Manickam
Published in: iSES (2021)
Keyphrases