Login / Signup
An Architecture for Tolerating Processor Failures in Shared Memory Multiprocessors.
Michel Banâtre
Alain Gefflaut
Philippe Joubert
Christine Morin
Peter A. Lee
Published in:
IEEE Trans. Computers (1996)
Keyphrases
</>
shared memory multiprocessors
shared memory
parallel algorithm
message passing
failure detection
neural network
computer vision
high quality
higher order
parallel computing