High-Speed Pipelined EGG Processor on FPGA.

William N. Chelton Mohammed Benaissa

Published in: SiPS (2006)

Keyphrases

high speed
low power
parallel architecture
data acquisition
single chip
data flow
real time
frame rate
systolic array
general purpose
gate array
signal processing
parallel processing