Login / Signup
Reducing EPL Alignment Errors for Large VLSI Layouts.
Yokesh Kumar
Prosenjit Gupta
Published in:
ISQED (2007)
Keyphrases
</>
high speed
image alignment
significantly reduced
vlsi design
vlsi circuits
expert systems
machine learning
search engine
decision trees
prediction error
single chip
multiple sequence alignment