Pipelined Floating Point Arithmetic Optimized for FPGA Architectures.