Pipelined Floating Point Arithmetic Optimized for FPGA Architectures.

Iakovos Stamoulis Martin White Paul F. Lister

Published in: FPL (1999)

Keyphrases

floating point arithmetic
floating point
parallel architecture
signal processing
hardware implementation
data flow
low cost
field programmable gate array
real time
artificial intelligence
image processing
state space
source code