Login / Signup
Deriving an efficient FPGA implementation of a low density parity check forward error corrector.
Andy Gill
Andrew Farmer
Published in:
ICFP (2011)
Keyphrases
</>
fpga implementation
low density parity check
hardware implementation
ldpc codes
bi directional
signal processing
image processing algorithms
field programmable gate array
channel coding