Login / Signup
On the Memory Requirements of Block Interleaver for Batched Network Codes.
Hoover H. F. Yin
Ka Hei Ng
Xishi Wang
Qi Cao
Lucien K. L. Ng
Published in:
ISIT (2020)
Keyphrases
</>
memory requirements
error correction
memory space
memory usage
computational speed
peer to peer
computational complexity
wireless sensor networks
network structure
complex networks
network traffic
computer networks
low memory
wireless communication
network model
error correcting