Login / Signup

FPGA design & implementation of a very-low-latency video-see-through (VLLV) head-mount display (HMD) system for mixed reality (MR) applications.

Tao Ai
Published in: VRCAI (2016)
Keyphrases
  • real time
  • mixed reality
  • low latency
  • augmented reality
  • head mounted display
  • high speed
  • video sequences
  • multimedia
  • high throughput
  • efficient implementation