On accelerating pair-HMM computations in programmable hardware.
Subho S. BanerjeeMohamed El-HadedyChing Y. TanZbigniew T. KalbarczykSteven S. LumettaRavishankar K. IyerPublished in: FPL (2017)
Keyphrases
- low cost
- hidden markov models
- single chip
- hardware and software
- general purpose
- digital signal processors
- parallel computation
- general purpose processors
- real time
- hardware implementation
- pairwise
- speech recognition
- low power
- programmable logic
- computing power
- computer systems
- handwritten word recognition
- computing systems
- hardware architecture
- graphics hardware
- computer architecture
- computational power
- video sequences
- information systems
- neural network
- forward backward
- signal processor
- control program
- data sets
- vlsi implementation
- genetic algorithm
- processing capabilities
- image sensor
- image processing
- personal computer
- data acquisition
- high speed