Single event upset induced by single event double transient and its well-structure dependency in 65-nm bulk CMOS technology.