Sign in
Scalable and Unified Digit-Serial Processor Array Architecture for Multiplication and Inversion Over GF( $2^{m}$ ).
Atef Ibrahim
Fayez Gebali
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2017)
Keyphrases
</>
processor array
parallel algorithm
parallel implementation
parallel computers
mesh connected
data flow