FPGA Design of Box-Constrained MIMO Detector.

Zhi Quan Jie Liu Yuriy V. Zakharov

Published in: ICC (2009)

Keyphrases

case study
high speed
neural network
user interface
engineering design
verilog hdl