Selective High-Latency Arithmetic Instruction Reuse in Multicore Processors.

Claudiu Buduleci Arpad Gellert Adrian Florea

Published in: ICSTCC (2023)

Keyphrases

multicore processors
computing power
response time
parallel architectures
highly parallel
fine grained
software architecture
high end