Login / Signup

A 17ps time-to-digital converter implemented in 65nm FPGA technology.

Claudio FaviEdoardo Charbon
Published in: FPGA (2009)
Keyphrases