Login / Signup
Design techniques for very low power ADCs.
Robert C. Taft
Maria Rosaria Tursi
Andrew Glenny
Published in:
CICC (2001)
Keyphrases
</>
low power
single chip
power consumption
vlsi architecture
low power consumption
low cost
high speed
power dissipation
digital signal processing
gate array
logic circuits
mixed signal
ultra low power
cmos technology
design methodology
wireless transmission
real time
power reduction
design process
motion estimation