SAT-based synthesis of clock gating functions using 3-valued abstraction.

Eli Arbel Oleg Rokhlenko Karen Yorav

Published in: FMCAD (2009)

Keyphrases

bounded model checking
power consumption
sat solvers
multi valued
high level
low cost
logic programming
parallel processing
answer set programming