Chip level simulation of the downlink in UTRA-FDD.

Juan J. Olmos Silvia Ruiz

Published in: PIMRC (2000)

Keyphrases

high speed
simulation model
neural network
low cost
levels of abstraction
higher level
resource allocation
application layer
single chip
software implementation
chip design