Decoy circuits for FPGA design protection.

Bradley D. Christiansen Yong C. Kim Robert W. Bennington Christopher J. Ristich

Published in: FPT (2006)

Keyphrases

high level synthesis
high speed
engineering design
circuit design
single chip
signal processing
design methodology
hardware design
power reduction
logic synthesis
user interface