Login / Signup

A Software-defined SoC Memory Bus Bridge Architecture for Disaggregated Computing.

Dimitris SyrivelisAndrea RealeKostas KatrinisChristian Pinto
Published in: AISTECS@HiPEAC (2018)
Keyphrases