Login / Signup
1.22mW/Gb/s 9.6Gb/s data jitter mixing forwarded-clock receiver robust against power noise with 1.92ns latency mismatch between data and clock in 65nm CMOS.
Sang-Hye Chung
Lee-Sup Kim
Published in:
VLSIC (2012)
Keyphrases
</>
data sets
data analysis
raw data
data collection
synthetic data
database
data processing
power consumption
training data
association rules
image data
high speed
missing data
low cost
data acquisition
spatial data
knowledge discovery
data mining
real time