Login / Signup

: A power efficient multiple network-on-chip architecture.

Mohammad BaharlooRashid AligholipourMeisam AbdollahiAhmad Khonsari
Published in: Comput. Electr. Eng. (2020)
Keyphrases
  • network on chip
  • real time
  • power consumption
  • power dissipation
  • packet switched
  • image processing
  • multistage