Login / Signup

A 31.3-dBm Bulk CMOS T/R Switch Using Stacked Transistors With Sub-Design-Rule Channel Length in Floated p-Wells.

Haifeng XuKenneth K. O
Published in: IEEE J. Solid State Circuits (2007)
Keyphrases
  • circuit design
  • high speed
  • power consumption
  • case study
  • user interface
  • low cost
  • data mining
  • design process
  • multi channel