System-Level FPGA Routing for Logic Verification with Time-Division Multiplexing.

Long Sun Longkun Guo Peihuang Huang

Published in: PDCAT (2020)

Keyphrases

asynchronous circuits
low cost
verification method
signal processing
logic programming
model checking
bounded model checking
real time
shortest path
video streams
routing algorithm
network topology
classical logic