Login / Signup

An Area-efficient VLSI Implementation of CA-2D-VLC Decoder for AVS.

Ke ZhangXiaoyang WuLu Yu
Published in: ISCAS (2007)
Keyphrases
  • vlsi implementation
  • low complexity
  • vlsi architecture
  • variable length
  • rate distortion