The Design of a Low-latency Tensor Decomposition Algorithm and VLSI Architecture.

Yu-An Chen Chung-An Shen

Published in: ISCAS (2024)

Keyphrases

vlsi architecture
decomposition algorithm
low latency
vlsi implementation
low complexity
real time
spatio temporal
low power
highly efficient
decomposition method
image quality