Login / Signup
Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators.
Tom English
Emanuel M. Popovici
Published in:
NOCS (2011)
Keyphrases
</>
power dissipation
network on chip
high speed
power consumption
design process
low power
single chip