Login / Signup
Settling time of mesochronous clock re-timing circuits in the presence of timing jitter.
Naveen Kadayinti
Amitalok J. Budkuley
Dinesh Kumar Sharma
Published in:
ISCAS (2017)
Keyphrases
</>
high speed
asynchronous circuits
image processing
genetic algorithm
multi agent
evolutionary algorithm
logic circuits