Login / Signup
Multi-FPGA Accelerator for Scalable Stencil Computation with Constant Memory Bandwidth.
Kentaro Sano
Yoshiaki Hatsuda
Satoru Yamamoto
Published in:
IEEE Trans. Parallel Distributed Syst. (2014)
Keyphrases
</>
field programmable gate array
commodity hardware
level parallelism
memory bandwidth
signal processing
low cost
real time
database
mobile phone
database systems