Login / Signup

13.10 A 4nm 48Gb/s/wire Single-Ended NRZ Parallel Transceiver with Offset-Calibration and Equalization Schemes for Next-Generation Memory Interfaces and Chiplets.

Kihwan SeongWooseuk OhHyunwoo LeeGyeom-Je BaeYoungseob SuhHyemun LeeJuyoung KimEunsu KimYeongeon KangGunhu MoYoujin LeeMingyeong KimSeongno LeeDonguk ParkByoung-Joo YooHyo-Gyuem RhewJongshin Shin
Published in: ISSCC (2024)
Keyphrases