Login / Signup

Design optimizations for a high-speed two-layer graphene optical modulator on silicon.

Goran KovacevicShinji Yamashita
Published in: IEICE Electron. Express (2016)
Keyphrases
  • high speed
  • user interface
  • real time
  • low cost
  • single chip
  • neural network
  • design process
  • engineering design