Rapid Arithmetic Level Simulation Based Energy Estimation for Hardware/Software Co-Design Using FPGAs.

Jingzhao Ou Viktor K. Prasanna

Published in: ERSA (2005)

Keyphrases

field programmable gate array
hardware software co design
hardware and software
floating point
information systems
pattern recognition
general purpose
low cost
fine grained
parallel processing
hardware implementation
computing resources