Login / Signup
A Hybrid Scheme for Minimizing Leakage Current in CMOS-Based Architectures by Employing Multiple Supply Voltages and Power Gating Techniques.
Awni Itradat
Ashraf Bqerat
Published in:
EECS (2018)
Keyphrases
</>
power consumption
low cost
real time
learning environment
parallel processing