Login / Signup
Reducing OpenMP to FPGA Round-Trip Times with Predictive Modelling.
Julian Brandner
Florian Mayer
Michael Philippsen
Published in:
IWOMP (2022)
Keyphrases
</>
round trip
high speed
signal processing
hardware implementation
power reduction
low cost
high performance computing
field programmable gate array
power consumption
hardware design
machine translation system
information retrieval systems
parallel programming
multi core processors