A New Clock Mesh Buffer Sizing Methodology for Skew and Power Reduction.

Gustavo Wilke Ricardo Reis

Published in: ISVLSI (2008)

Keyphrases

power consumption
power reduction
power saving
low power
high speed
power dissipation
clock frequency