New negative-grounded capacitance multiplier circuits.

Ajishek Raj Data Ram Bhaskar Meghana Shrivastava Pragati Kumar

Published in: Int. J. Circuit Theory Appl. (2023)

Keyphrases

high speed
power dissipation
positive and negative
low power
high frequency
delay insensitive
analog vlsi
power consumption
floating point
hardware implementation
type ii
databases
multiresolution
chip design
vlsi circuits
transmission line
shift register
power reduction
analog circuits
circuit design
machine learning