Login / Signup

A Timing Model for VLSI CMOS Circuits Verification and Optimization.

Luís Felipe UebelSergio Bampi
Published in: ISCAS (1994)
Keyphrases