Optimality Study of Logic Synthesis for LUT-Based FPGAs.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2007)