Login / Signup
A CMOS Class-D Line Driver Employing a Phase-Locked Loop Based PWM Generator.
Jingxue Lu
Hyejeong Song
Ranjit Gharpurey
Published in:
IEEE J. Solid State Circuits (2014)
Keyphrases
</>
power consumption
high speed
phase locked loop
line segments
analog vlsi
control system