Scan-chain based watch-points for efficient run-time debugging and verification of FPGA designs.

Anurag Tiwari Karen A. Tomko

Published in: ASP-DAC (2003)

Keyphrases

model checking
point sets
verification method
neural network
image processing
low cost
high speed
feature points
endpoints
field programmable gate array
hardware design